Gianluca **Bellocchi**

✉ gbellocchi95@gmail.com | ⌨ gbellocchi | in Gianluca Bellocchi

Personal Declaration

Quanto dichiarato nel presente curriculum vitae corrisponde al vero ai sensi degli artt. 46 e 47 del D.P.R. 445/2000.

Education

DIEF (Department of Engineering "Enzo Ferrari") - UNIMORE

MASTER'S DEGREE (MSc)   *Oct. 2017 - Dec. 2019*

- Graduation grade: 110/110 Cum Laude
- Thesis subject: "Characterization and performance improvement of a pupillometer prototype for flicker annoyance measurement"
- Thesis advisor: Prof. Ing. Luigi Rovati
- Erasmus exchange program - Mid Sweden University (campus Sundsvall)

BACHELOR'S DEGREE (BSc)   *Sept. 2014 - Oct. 2017*

- Graduation grade: 108/110.
- Thesis subject: "Techniques for data communication between vehicle and vehicle and between vehicle and infrastructure."
- Thesis advisor: Prof. Ing. Giorgio Matteo Vitetta

Experience

Internship ETH Zürich
Zürich, Switzerland

DESCRIPTION
Sept 2021 - Mar 2022

Advisors: Prof. Luca Benini (ETH Zürich, UNIBO), Prof. Andrea Marongiu (UNIMORE).

Goal: Design space exploration for accelerator-rich architectures.

Research Grants
Italy

DESCRIPTION
Feb 2020 - Oct 2022

Advisor: Prof. Andrea Marongiu (UNIMORE).

Goal: Design methodologies for heterogeneous System-on-Chip (SoC) architectures based on application-specific accelerators.

Master Thesis
Italy

DESCRIPTION
Apr 2019 - Dec 2019

Advisor: Prof. Luigi Rovati (UNIMORE).

Goal: Development, testing and characterization of a biomedical prototype.

Research Activity

Research publications

LIST OF PUBLICATIONS:

- **Proceedings of the 3rd Summer School on Cyber-Physical Systems and Internet-of-Things, Vol. III, 2022**
  Editors: *Stojanovic Radovan; Jozwiak Lech; Voros Nikolaos*
  Conference: 3rd Summer School on Cyber-Physical Systems and Internet-of-Things (SS-CPSIoT)*, 2022*
- **A RISC-V-based FPGA Overlay to Simplify Embedded Accelerator Deployment**
  Authors: *Gianluca Bellocchi, Alessandro Capotondi, Franscesco Conti, Andrea Marongiu*
  Conference: *EUROMICRO Conference on Digital System Design (DSD), 2021*